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Abstract-A balanced transconductance-C biquad imple-
mented in the digital subset of a 0.9-um CMOS process oper-
ates at frequencies up to 450 MHz and Q factors from a nomi-
nal value near 1 to approximately 100 with 30-40-dB dynamic
range. By switching in capacitors and adjusting control volt-
ages it can be tuned to below 30 MHz, demonstrating the ca-
pability of operating over the entire VHF range. Active area is
0.029 mm2 and power consumption is 8-12 mW with a 5-V
power supply.
I. INTRODUCTION
S
EVERAL competing circuit technologies are avail-
able for implementing monolithic filters: active-K
[ 1], MOSFET-C [2], switched-C [3], [4], transconduc-
tance-C [5], [6], and digital [7]. The different character-
istics of each defines its applications niches, and in new
technologies it is generally appropriate to test the capa-
bilities of the circuit styles in their areas of natural
strength. We have developed and tested a chip to examine
the high-frequency limits of transconductance-C (Gm-C)
filters in submicrometer CMOS.
Because transconductance-C filters use an integrator
built from an open-loop transconductance amplifier driv-
ing a capacitive load they can be very fast (no compen-
sation capacitors are needed) but should not be expected
to be very linear. Linearizing circuits exist, but provide
limited improvement in linearity and often compromise
speed. At high speeds they tend to store state variables on
small capacitors and therefore suffer large k T/C noise:
this combines with their nonlinearity to limit their useful
dynamic range.
The most natural applications for these filters are there-
fore those where speed is vital and low or moderate SNR
acceptable, for example, pulse-shaping and equalization
for very high-speed data communications. For these rea-
sons we chose to investigate the capabilities of Gm-C cir-
cuits in modern CMOS by emphasizing speed. Linearity,
power consumption, and area were considered only in-
sofar as they did not seriously compromise high-fre-
quency performance, but were all quite reasonable in the
final design.
Placing the highest priority on speed implies use of
Manuscript received August 6, 1991; revised November 11, 1991. This
work was supported by the Canadian federal government through NSERC
operating grants and the Micronet program.
The authors are with the Department of Electrical Engineering, Univer-
sity of Toronto, Toronto, Ont., Canada M5S lA4.
IEEE Log Number 9 105501.
minimum-length devices run at high gate-source volt-
ages, and selects for simple circuits to eliminate parasitic
poles. The single low supply voltage (5 V, with a strong
interest in going down to 3.3 V) further discourages com-
plex circuits, since even cascodes quickly consume all
available bias headroom. In this sense the requirement of
high operating frequency tends automatically to produce
small areas.
In the following section, the versatility of Gm-C tech-
nology in implementing general-purpose filters is re-
viewed. In Section III, the transconductor that was imple-
mented is discussed and its limitations are highlighted. In
Section IV the biquad loop, which was chosen as a struc-
ture to demonstrate the capabilities of the technology, is
described. Experimental results are presented in Section
V.
II. STATE-SPACE STRUCTURES FOR
TRANSCONDUCTANCE-C FILTERS
The basic building block we use is a differential trans-
conductor loaded by a grounded capacitor. Summing the
output currents of several transconductors G,,,, j with dif-
ferent inputs vi onto a single capacitor produces an output
described by
This is all that is needed to produce an arbitrary transfer
function, except high-pass functions where there is finite
gain in the limit as frequency goes to infinity. Intercon-
necting N capacitors with transconductors allows direct
implementation of any mathematical system of the form
3 = Ax +  bu (1)
where the states X; are represented by capacitor voltages,
matrix element AU is implemented by a transconductor
with input xj and output JQ, and bj is implemented by a
transconductor from the overall input u to state i. Arbi-
trary matrix values are obtained by scaling transconduc-
tors (G*,@ = Au/Ci) and the freedom to exchange inputs
of a differential circuit allows arbitrary signs. An impor-
tant special case is the two-integrator loop: the circuit im-
plemented in this experiment, for instance, was a fre-
quency-scaled version of
A  =  (I;5  _;.5),  b=  (;) (2)for which the transfer functions from the input to the two
outputs (the states) can be computed from the general for-
mula
X/U = (sZ - A)-‘b
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One state implements a low-pass filter and the other a
function with a real-axis zero. By adding a second input,
so that b = (1 -0.5)‘, a true bandpass can be obtained.
Other important structures [8]-[ 10] simulate various
types of LC ladders, so as to obtain desirable sensitivity
and dynamic range properties. In fact, the system de-
scribed by (2) simulates a doubly terminated low-pass
ladder filter with N = 2. This is the design style we see
as the natural extension of this work to higher order. Many
of these circuits can also be seen as gyrator-C circuits [6],
because a back-to-back pair of transconductors is a gyra-
tor, but the state-space formulation is more general.
At low frequencies, the preferred implementation of a
high-order filter, for flexibility and simplicity of tuning,
is often a cascade of second-order sections (biquads). Un-
fortunately, a second-order notch circuit has
which cannot be realized in the form of (1) because it has
a high-pass component. Notch biquads solve this problem
by using floating capacitors [ 11], [ 12], which we would
like to avoid (see Section IV-A). They also typically have
low and reactive input impedance and so may need inter-
stage voltage buffers, which are relatively slow.
Transconductance-C filters have to be tuned during op-
eration because their time constants vary widely with pro-
cess, bias, and environment. Bias dependencies are gen-
erally used to adjust transconductance, and at the system
level, tuning is done either by a master-slave scheme [6]
or using adaptive filtering [ 13], [ 14], The fact that this
tuning hardware is needed anyway suggests that a natural
niche for the technology is one where adaptation is re-
quired, again pointing to data communications.
Adaptive technology is very robust, because the filter
is inside a control loop. A Q-factor error from finite gO,
for instance, will simply be tuned out. This means that
the signal-path filter can be designed more for speed than
for accuracy.
Often it is possible to tune elements of A and b inde-
pendently, but that gives N* + N degrees of freedom-
far more than necessary to define a transfer function of
order N. The circuit we implemented is more constrained,
and only two degrees of freedom were used, to set fre-
quency and Q. The main additional constraints come from
internal signal levels.
III. LINEARIZED TRANSCONDUCTORS
A. The Single-Ended Transconductor
Fig. 1 shows the use of a simple differential pair as a
transconductor. Well-known circuits for large-signal lin-
ear transconductors exist [ 15]-[ 19]. Fig. 2 shows the cir-
cuit we use, which is simply a differential pair without the
current source and is large-signal linear under the same
general conditions as the others. A similar block was re-
cently reported [20]. The linearized circuits operate by
canceling the quadratic components of the drain currents
of two devices, and are exactly linear when devices are
exactly described by the long-channel pinch-off model
io  =
Kf W
- - @3s - w2 2L (4)
where K’ = po&.Thus, if the inputs consist of a differ-
ential signal superimposed on a common-mode bias volt-
age, vcM k vd/2, and M3 and M4 implement an ideal
current mirror, then
i.  =
vd --
2
VTJ
2
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and when the two transistors are identical (Ki = K$, W,
= w*, L, = L*)
i0
= &!!
L  cvCM -  vT)Vd 6)
which is linear in the signal voltage v&
B. Short-Channel Effects
Since we are optimizing for speed, and hence using
short-channel devices (0.9 pm in this technology), (4) is
not a good model. A simple correction term for trans-
verse-field degradation of mobility [21] gives the equation
iD  =
K’ W  (VG~ -  vT)2 --
2 L 1  +  6(t)Gs -  VT)
. m
A stronger effect for minimum L comes from velocity sat-
uration for which pinch-off models are quite complex [22].
A simple first-order approximation uses the 0 term in (7)
to model this too. The form is plausible because it cor-
rectly predicts that short-channel devices are nearly linear
at high t?GS.
When transistors are modeled by (7), for O(vGs - VT)
<< 1, (6) still applies, while for O(vGs - VT) >> 1, the
transistors are essentially linear transconductors already,
and there are no quadratic components to cancel: the re-
sult is still large-signal linear, with
i0
K’ W =w-
2 Lud*
Between these two extremes, however, the devices will
produce output currents with odd-order terms not can-
celed bv the differential configuration and will not be ex-id
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Fig. 1. A differential pair as a transconductor.
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Fig. 2. The single-ended transconductor.
actly linear. For this reason there is an inherent trade-off
between linearity, best at long channels, and speed, best
with minimum channels. Our test chip is an experiment
with one extreme of the resulting range.
Note that even using long channels will not make these
circuits perfectly linear in a modern process: the trans-
verse-field term is set by oxide thickness and depends on
process, not L.
One way to estimate the cubic distortion in the output
current is to represent (7) in the form of a Taylor series
about the bias point. For the input transistor Ml of the
differential pair in Fig. 2, (7) gives
+  vONvd  +  @d/2)2)
21
=--
2  Ll 1  +  &vON  +  vd/2j
(9)
where VoN = VcM - VP Rewriting (9) in the form
. Ki  WI 1
21 =--
2 Ll 1 + el&,
. tv;N  +  vONvd  +  @d/2)2)
l  +  evd/2
1  +  6vON
allows a Taylor expansion to be made and, with 9  =
8/(1 + OvoN), results in
For the second transistor a similar expression is obtained
but with vd replaced with - vd. Assuming matching, even-
order Taylor terms from Ml and M2 cancel. To estimate
third harmonic distortion, let vd = l&j cos of and solve
for the output current
’ 20 -  e2&,,.J - 1(3 cos UZ + cos 3Uf) . 1
Third harmonic distortion is therefore
For a short-channel device with 0 = 0.6 V- ’ , biased at a
high on-voltage VoNof 1.8 V, this predicts about 0.16%
distortion for a l-V signal level. For comparison, a long
device in the same technology might have 0 = 0.1 V-’
and would still show 0.11% distortion at the same signal
level. This is a very simplified model of short-channel
distortion, and useful primarily for a qualitative under-
standing at low signal levels.
C. Common-Mode Gain and Signal Swing
In the presence of finite output conductance GO, the cir-
cuit of Fig. 2 has nonzero common-mode gain, resulting
from the asymmetry between connections of A43 and M4.
A matching argument can be used to show that this pro-
duces a voltage gain of approximately - 1. Transistors
Ml and M3 form a ratioed inverter which was designed
to have a voltage gain of about - 1; for a purely common-
mode signal in, and with like transistors matched and hav-
ing finite output conductance, the M2, M4 pair will op-
erate at exactly the same gate-source and drain-source
voltages as the Ml, M3 pair when the drain of M2 (which
is the output) tracks the drain of Ml (the ratioed inverter).This common-mode gain is expressed as a voltage gain:
the common-mode rejection ratio should be expressed as
a ratio of transconductances, and is G,,, /Go. Because of
the use of short-channel devices, this is low: about 20 dB.
The transconductor is designed to operate with all de-
vices in pinch-off. A41 or M2 will enter triode if their drain
voltages drop more than one threshold voltage below their
gates, which sets an upper limit of about 1 V on differ-
ential signal levels. Ml and M2 can also be driven into
cutoff by signals larger than 2(vc,,,, - VT), and this mech-
anism will dominate for low VcM (which will be needed
when tuning for low transconductances, which in turn
correspond to low frequencies, low input gains, or high
Q factors). A44 can enter triode for high common-mode
input and output.
The complex relationships between output swing and
control voltage severely limit the useful tuning range of
this transconductor. Many of these problems are common
to all CMOS transconductors, but in the short-channel
case the transverse-field and velocity saturation effects
further reduce the range of transconductance available
from a given range of tuning voltage ( VcM - VT). Note
that in the limiting case, (8), no adjustment of transcon-
ductance is possible. Wide tuning range can only be prac-
tically obtained by augmenting the individual transcon-
ductor’s poor tuning range with some other mechanism,
such as by switching-in capacitors or by partially cancel-
ing the outputs of two transconductors.
D. 7he Balanced Transconductor
A balanced-output transconductor can be obtained from
a pair of single-ended circuits each producing one of the
two outputs as shown in Fig. 3. This kind of arrangement
has to be analyzed for the effects of mismatch between
the two half-circuits.
If the two transconductors do not match, and have out-
puts
li  = Gm,  I vid -I- Gm, CM, I VicM
i2  = -Gn1,2~id  -b  ~~,CII~,~~~CM
and these currents drive capacitors C, and C2 that are
nominally 2C but slightly different, then the overall inte-
grator has outputs with differential and common-mode
components
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Fig. 3. The balanced transconductor.
where G,,, and Gm,cMrefer to average values and A terms
to mismatches.
The undesirable terms here are off-diagonal, and cause
conversion gains between common-mode and differential
signals. In particular, the A ( Gm /s C) term converts dif-
ferential signals to common-mode signals, which will then
cause intermodulation distortion in transconductors and
damping resistors connected to the output since differen-
tial gain and damping resistance (Section IV-B) are set by
common-mode voltage.
The A (G,,,cM/s C) term is likely to be bigger for this
circuit than for a transconductor based on a classical dif-
ferential pair. This can cause gain errors, but an adaptive
system would not be sensitive to them. The term’s most
significant effect is that it may limit rejection of power-
supply noise and input common mode.
Our use of extremely small devices means that mis-
matches will be large.
E. Effects of GO and h on Q
An ideal transconductor, when capacitively loaded,
would produce a frequency response that rolls off at ex-
actly 20 dB/decade with exactly 90’ of phase shift at all
frequencies. Finite output conductance reduces gain and
phase at low frequencies; parasitic poles in G,,, cause ex-
vidcess phase and reduced gain; and finite gain-drain capac- even-order distortion products, and also cancels signal
itance causes a right-half-plane zero for excess phase and currents in the control inputs. The signal-swing constraint
increased gain [ 19], [23]. Practical transconductors work resulting from the need to maintain channels in these de-
well at frequencies (geometrically) halfway between the vices is identical to that required to bias the transconduc-
low-frequency pole G0/2C and the high-frequency pole tors, and hence not a limitation.
(nearA) or zero (G,,&,); at frequencies below this point As well as allowing coarse frequency tuning and avoid-
the output conductance provides excess damping (hence ing the need for a double-polycapacitor, using MOS ca-
reducing Q) and at higher frequencies the excess phase pacitors reduces the effect ofprocess variation; oxide
causes Q enhancement or even oscillation. Our chip was thickness and channel width appear identically in expres-
overdamped up to frequencies near 300 MHz, indicating sions for transconductance and capacitance, leaving G,,, / C
that G0 damping dominates over the VHF range. insensitive to these highly variable parameters. Channel
length continues to contribute variability.
IV. THE BIQUAD LOOP A second version of the filter, using fixed double-poly
A second-order loop was implemented because it is a capacitors, was also fabricated and tested for comparison.
simple structure that demonstrates the capabilities of the Its measured overall distortion levels were comparable.
technology. This structure consists of a pair of balanced At low-frequency settings the series string of ON de-
transconductors connected in a loop as shown in Fig. 4, vices has the structure of an RC line, which complicates
together with capacitors to define frequency uO, damping the frequency response. This effect is tolerable since the
devices Ro, and voltage sources I& to set common-mode lower passband frequency at these settings makes high-
levels and thereby tune the transconductors. All compo- frequency poles less critical.
nents were implemented with MOS devices to obtain sim-
plicity , reduced process sensitivity, and tunability, at B. Damping and Common-Mode Control
some cost in linearity. Although a self-connected transconductor can be used
When all devices are operated at equal bias levels so for damping, it is not the best choice here: it implements
that Ro = 2/G,,, the biquad operates as described by (3) a differential resistor, and so does not stabilize the com-
in Section II. It has a Q of &/2 = 1.1 and a center mon-mode loop. We chose instead to use the source
frequency u. = 1.1 (G,,,/C). impedance of an NMOS device biased by a current source
as shown in Fig. 6(a). With only two transistors per side,
A. Capacitors this gives us common-mode control as well as damping
We chose to use grounded, rather than differential, ca-
pacitors in order to stabilize the common-mode loop
caused by the finite common-mode gain of the transcon-
ductors. This loop would ordinarily be highly unstable,
since a loop of two integrators with gains having the same
signs has real poles at k(G*, cM/CcM). Choosing to use
grounded capacitors (and minimizing common-mode gain)
brings these roots as close to the origin as possible for a
given differential-loop aO. Grounded damping devices can
then force both poles into the left half-plane to obtain
common-mode stability.
Looking at the loop from a voltage point of view, the
transconductors have approximately unity common-mode
gain; the common-mode loop has a loop gain of 1 and is
by approximating the Thevenin equivalent of Fig. 6(b).
Even-order distortions are, of course, canceled by the bal-
anced structure. Using the same circuit for common-mode
control and damping requires that both integrators be
damped, dictating the filter structure chosen.
The ratio between device sizes in the transconductor
and the damping circuit sets the nominal circuit Q (1.1,
(3)), which can be adjusted at the cost of dynamic range.
At high Q (relative to the nominal level) these devices
operate at low bias levels and appear to dominate distor-
tion performance. Back-bias terms contribute nonlinearity
in addition to the short-channel terms discussed in Section
III-B. We biased the two integrators identically (all the
V1 inputs were tied together, as were the V2 lines).
just on the edge of instability. Grounded damping devices
then guarantee stability. Mismatches may increase com- C. Probes
mon-mode gain, and this may be a problem at high Q At the high-frequency extreme, node capacitances are
where damping is small. well under 1 pF. It is therefore difficult to probe the nodes
Because transconductance can only be controlled over without affecting the circuit.
a limited range, adjustable capacitors are used to obtain a While a conventional solution to this problem would be
broad tuning range. We implemented switchable capaci- to add source followers as buffers, we preferred to use
tors by using the channel capacitances of a string of common-source devices MT1--Mrd as shown in Fig. 4.
NMOS devices as shown in Fig. S(a). These were laid These are linear under the same assumptions as the trans-
out in a ring pattern [24] (Fig. 5(b)) to minimize parasitic conductor, and can directly drive a 50-a load for RF mea-
Cmin'ywhich defines the maximum operating frequency. surements. A source follower using these small devices,
As transistors A4c1 to &a are turned on by external con- driving a 50-ti load, where 50 a << 1 /g,,,r, would in any
trol inputs, progressively lower frequency ranges are ob- case have a low voltage gain (= gmrRL)-the same as the
tained: The overall balanced circuit structure cancels common-source device. The dependence of the output onFig. 5.(a) Switchable
vi Gm,i 4
+
Fig. 4. The second-order biquad loop. Capacitors and damping devices are detailed in Figs. 5 and (j(a).
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capacitor chain. (b) Layout pattern. Node “X” is
from Fig. 4.
Fig. 6. (a) Common-mode control and damping details. (b) Thkvenin
equivalent of Fig. 6(a).
gmT makes it difficult to measure internal signal levels,
which must be estimated using simulated g,,$ values. A
test transistor on-chip would have been useful. The low
gain and output levels from these test devices also make
noise measurement impossible, so again simulated values
are needed.
In a practical system we expect the signals from these
filters would never come off-chip, so that these probe de-
vices should be regarded as test equipment.
V. EXPERIMENTAL RESULTS
A photomicrograph of the circuit appears in Fig. 7. The
active area is approximately 255 pm X 112 pm. The
transconductors may be recognized by the three center
sections while the capacitors are the four distinct squares
surrounding the transconductors. The entire biquad oc-
cupies roughly twice the area of a single bonding pad
without having been very tightly laid out.
A. Frequency Response
The test setup consisted of the filter and two SO-Q 180°
power splitters. These were connected at the filter input
to provide single-ended-to-differential conversion and at
the filter output to achieve differential-to-single-ended
conversion. Termination resistors (50 Q) were placed at
the filter input and output ports.
A typical measured frequency response of the filter is
shown in Fig. 8. Measured & and Q were 274 MHz and
14, respectively.
Simulated and experimental values for ZMr (probe bias
current) at given bias settings agreed to within 3 % , sug-
gesting that the simulated model was quite good. Hence,
probe transconductance values derived from simulations
were used to estimate internal signal levels. The peak in-
ternal output differential level for the response shown in
Fig. 8 is about 20 rnVmSfor a differential input level of
3.2 mVmS.
For this response ( f0 = 274 MHz), the core filter con-
sumed 2.4 mA (and the probes consumed 2.2 mA) for a
filter power dissipation of 12 mW. For comparison, at a
center frequency of 220 MHz and a Q of 2.5 the core filter
dissipated 8 mW. As expected, higher speeds cost power.
B. Tuning Range
Depending on tuning voltages and the number of ca-
pacitors in use, a variety of j0 and Q values can be ob-
tained. Fig. 9 is a scatter plot showing (f,, Q) values
obtained experimentally.
The lines shown connect (jO, Q) pairs at constant V2
levels and different V1 . These two bias levels set the com-Fig. 7. A photomicrograph of the 0.9~pm CMOS biquad.
RES. BW: 3OkHz
CENTRE FRECL: 274MHz
Fig. 8. Filter frequency response: curve  (a) 5 MHz/div, 1 dB/div,
-62-dBm reference level; curve (b) 50 MHz/div, 10 dB/div, -4O-dBm
reference level.
mon-mode voltage, which in turn defines the bias current
in the transconductors and the test devices. The latter bias
current (ZMT) can be measured and is indicated in the fig-
ure. The lines are roughly constant Q (for low Q), so V2
primarily sets Q. Obviously the two controls interact. At
low (near nominal) Q the interaction does not appear se-
vere enough to stop an adaptive filter from working, but
above Q =10 adaptation will be difficult.
The plot shows, as expected, that higher Q’s are ob-
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tained at higher frequencies, as A-related  effects begin to
cancel the Go-induced damping that dominates at lower
frequencies. These effects appear to balance at about 300
MHz, below which the circuit is stable even with the ex-
plicit damping devices turned off. At the highest fre-
quency range, operation is dominated by parasitics and
oscillation is common.
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Fig. 10. A detailed scatter plot for region 1 of Fig. 9.
Fig. 10 is a more detailed view of Fig. 9 and concen-
trates on region 1 near nominal Q. The solid lines connect
(fO, Q) pairs at constant v2 levels while the dotted lines
represent constant vCM (IMT) levels.
The tuning regions overlap in frequency at low (near The figure shows that as vCM is increased the dotted
nominal) Q, so the entire VHF range is covered. A more lines close up indicating reduced frequency tuning range.
generous overlap would be needed in a manufacturable This effect is a direct result of the 0( l& - &-) term
product, and can be obtained by changing capacitor ra- discussed in Section III-B. In the limiting case, the
tios. center freauencv settles to 280 MHz (vCU = 2.9 V or
1oc
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0 232
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Fig. 9. A scatter plot illustrating overall tuning range. Lines indicate dif-
ferent damping resistances (Q settings). Points indicate different common-
mode levels (fO settings). The number of capacitors switched ON is indi-
cated above the arrows (five distinct frequency regions of operation).
7
680 T
PO1
VOd
(mVnns)
@-45dB
IMD
60 --
o! 1 , , 1 1 1 , 1 ,  1 I
0 2 4 6 8 10 12 14 16 18
Q
Fig. 11. A plot of internal signal level at constant (-45 dB) IM distortion
as function of Q.
I = 650 PA), implying constant transconductance, as
predicted by (8).
At low bias levels for the damping devices (V2 < 0.9
V) the common-mode level is no longer set by V1 and V2
but by the transconductors (about midsupply) and again
no tuning of the center frequency is possible. The Q,
however, can still be adjusted from about 1 to 56 by vary-
ing V1.
C. Dynamic Range
An intermodulation-distortion (IM) test was performed
to estimate the cubic distortion of the whole filter by
measuring the output component at the upper 3-dB fre-
quency when inputs are at the band center and the lower
3-dB point. This test was performed over a range of Q
values with f0 held near 220 MHz. Fig. 11 depicts the
results.
The signal level plotted in the figure was the internal
differential output level (& component, which is about 2
dB below the total signal) for which the output level at
the upper 3-dB frequency was 40 dB below that at the
lower 3-dB frequency. This corresponds to 0.58 % distor-
tion. The curve shows how the usable signal level drops
with increasing Q. We presume that at higher Q’s lin-
earity suffers from the small ON voltage of the damping
devices. A better method for tuning Q is thus needed for
a practical device.
To measure the cubic distortion of the input transcon-
ductor alone, a tone at f0/3 was supplied to the filter. A
reasonably high Q (14) was established to ensure that in-
ternal out-of-band signals will not contribute to the output
while the input transconductor’s cubic distortion compo-
nent will be amplified and appear at the center frequency.
By comparing the gain for the third harmonic to that ob-
tained for an in-band tone, S/D for the input transconduc-
tor can be deduced.
For this test, we obtained 1% distortion for a differen-
tial filter input of 355 rnVms. This signal level is 14 dB
lower than the value (10), derived from the simplified
analysis in Section III-B, would predict for 6’ = 0.6 V- ’
and Vo,,, = 1.8 V.
An unexpected feature of the actual transconductor
nonlinearity is that a further 6-dB increase in input level
only raises the third harmonic to l.l%, rather than the
4% that would be expected for a pure cubic. This can be
interpreted to mean that there is a zero-crossing distortion
component. Zero-crossing distortion decreases as a per-
centage of signal as signal levels increase, while satura-
tion effects produce distortion that increases with signal.
A system with both distortion mechanisms has a compos-
ite relation between signal level and distortion. At high Q
settings the damping devices are almost off, so zero-cross-
ing distortion can be expected.
Output noise was dominated by the test setup, because
of the low gain of the probe devices. A lower bound on
the noise power can be obtained by estimating k T/C. For
the response in Fig. 8 the value for C is 13 1 f F, which
predicts a minimum noise power of 0.18 rnVms on a dif-
ferential output.
Using a noise current of iz = (8/3)kTg,,, for a transis-
tor, a value of 1 .3-mVmsnoise power on a differential
output is obtained. This estimate is optimistic as short-
channel devices are noisier. The simulated value was
2.43 rnVms,about 23 dB higher than the k T/C bound.
The transconductor is noisy because it has eight devices
contributing equally to output noise current. One way to
reduce noise by up to 3 dB, while maintaining the basic
circuit, would be to use smaller devices for the current
mirrors in the transconductors. However, the smaller de-
vices would degrade common-mode stability and signal
swing. An even simpler transconductor based on a single
differential pair would be better. We are working on this
type of transconductor using a BiCMOS process and in-
vestigating an alternative method for common-mode con-
trol.
From Fig. 11, for Q near the nominal design value,0.58% IM distortion occurs at differential signal levels of
about 86 rnVms(total signal: 70 rnVms at the center
frequency and 50-rnVmsat the lower 3-dB frequency).
Using the simulation figure for the noise we obtain an SNR
of 31 dB at 0.58% IM distortion (-45 dB). S/(N + D)
reaches a maximum of 33 dB when signal level is in-
creased to 158 rnVms.
SNR performance at the high-frequency setting is worst
case because the higher node capacitance, when more ca-
pacitors are switched, in filters noise better (the same noise
density appears in a smaller bandwidth). Distortion levels
also appear to be lower at lower frequencies, perhaps be-
cause nonlinear parasitic capacitances are less important.
D. PSRR and CMRR
A swept sinusoidal signal was injected to each supply
line with the filter inputs grounded. The in-band gain was
compared to the in-band gain that a swept sinusoidal sig-
nal produced when applied to the filter input. Measured
results (at a center frequency of 120 MHz and a Q of 9)
indicate a power-supply rejection ratio of 30 dB from the
positive supply and 23 dB from the negative supply. The
lower rejection for inputs injected onto the negative sup-
ply is probably due to the output probes, which sense only
the negative supply, and from back-gating of the top tran-
sistor of each damping circuit. This test was only per-
formed on the version of the filter with fixed double-poly
capacitors so we do not yet know the PSRR effects of the
switchable capacitors.
The measured common-mode rejection ratio is 32 dB
under the same test conditions. Assuming that this per-
formance is dominated by the input transconductor (be-
cause the common-mode circuit is low pass and attenuates
signals at f0 so that later stages have less common-mode
signal power to convert) gives A  (Gm,cM/s C) =
0.025(Gm /s C). About 20 dB of this is attributed to
Gm / G0 and the remaining 12 dB to mismatching.
VI. CONCLUSIONS
We have demonstrated that a 0.9-pm CMOS process is
capable of performing filtering in the VHF band with good
Q factors and moderate SNR. Very simple circuits that
were sparing of silicon area and power were used. The
most likely areas of application of this capability are in
data communications, where high speeds, moderate SNR,
and tunability are appropriate.
Dynamic range performance is limited by poor linear-
ity, particularly when the filter is operated far from its
nominal design frequency and Q. “Linearized” transcon-
ductors are of limited effectiveness when channels are
short, and perhaps even for long devices in a process with
thin gate oxide. A BiCMOS transconductor is being de-
signed to separate the bias and tuning functions so that
maximum linearity can be maintained over the full tuning
range. There is room for improvement in the transcon-
ductor noise performance. Linearity and tunability of the
damningdevices will also have to be improved.
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